In this research an inverse differential Manchester code (IDMC) circuit is implemented to encode random data using logical circuits, and clock recovery circuit is implemented too. A design of the first stage of clock recovery circuit which represents an edge detector circuit has been implemented using two one-shot mono-stable ) 74121 ( to detect the rising and falling edges respectively.
1-INTRODUCTION:
Line codes are used in pulse code modulation (PCM) systems, satellite communication systems, magnetic recording systems, and in fiber optic data links.
The differential Manchester code was first introduced in 1998 is level insensitive, self-clocking coded since there is always at least one transition per bit cell, and hence the absence of un expected transition can be used for error detection to indicate logical value. Differential Manchester requires two signal changes to represent binary 0 but only one to represent binary 1 [1] [2] [3] .
Because only the presence of a transition is important, polarity is not. Differential coding schemes will work exactly the same if the signal is inverted (wires swapped) [4] . fig.1 , for IDMC (the lower trace), in the middle of the bit-time there is always a transition, whether from high to low, or low to high [5] .
The differential Manchester code is used in a number of communication and Electronic systems and it was adopted by IEEE to be used in the physical layer in Token Ring Local Area Networks [6] . The two one shots T1 and T2 are used as clock transition detectors, T1 for positive transitions and T2 for negative ones. The output pulse duration of T1 and T2 one shots 
2-Encoding circuit:
where T=1/f clock . 
3-Effect of High Pass Filtering (HPF) :
To understand the effect of high-pass filtering, suppose a random binary sequence is applied to a first -order RC section Fig.6 , the output levels my "droop" significantly for long runs. As result, the bits after each long run suffer from a large (temporary) dc shift, making it difficult to set a decision threshold.
The above effect is called"dc wander" because the "instantaneous" dc value of the output waveform (V 1 ) continues to change randomly. To minimize dc wander, the time constant  =RC must be sufficiently greater than the longest permissible run to ensure negligible droop, if the cutoff frequency of the HPF can not be change by the user a line code (like IDMC) must be used to minimize dc wander [8] , (when a signal is received at the receiving terminal, the DC loss inside the transformer (so as HPF) would cause the phenomenon of signal level wander this called dc wander) [9] as shown in Fig.6 .
4-Decoding circuit [10][11]:
The prior art methods of decoding phase encoded binary signal is presented in Fig.7 . The clock decoder operates with a local clock that is closely matched to the transmitter clock embedded in the phase encoded signal, accepts the input signal and operates on the state transition of the input signal to produce at its output a signal RXC, which is representative of the original transmitter clock embedded in the encoded data, RXD represent the original data.
The recovered clock is used to determine the proper phase location at which to sample the data stream for recovery of the encoded data. Fig.8 shows a one-shot clock decoder that includes an edge detector operating on the binary input signal and generating a pulse for each signal state transition, AND-gate for gating out bit-cell boundary transitions and passing center bit-cell transitions to one shots (1/4 bit time) and (1/2 bit time), and inverter for clock waveform generation which is output at terminal as RXC and fed back to AND-gate through inverter. There are many different architectures for clock recovery. In measurement equipment, the most common type is based on a phase locked loop (PLL) Fig.9 . [11] A Voltage Controlled Oscillator (VCO) free-runs initially, near the data rate of interest. A portion of the VCO signal forms one input to a phase detector. The other input to the phase detector is the incoming data. The phase detector compares the phases of the two inputs and produces an output voltage related to the phase difference (the "Error Signal" above).Usually this signal is filtered in some way before it becomes the frequency control voltage of the VCO. Fig.10 shows a PLL type of clock decoder. The PLL clock decoder has the advantage of being able to track slow changes in the received clock rate. Fig.11 .a represents the random data to be encoded using the IDMC circuit. The operation of the encoder in Fig.11(b) is shown with the aid of timing diagrams in Fig.12 which presents the coded signal together with intermediate waveforms at each stage of the encoder for a test data pattern of 101000011.
5-Encoder implementation and testing:
A=T1. Data B=A  T2 Where "  " denotes logical OR operation [5] The test pattern used here is selected such that it is representative of random bits of data and to check the effect of consecutive ones or zeros on the encoder operation. The encoder was built in the laboratory, using standard transistor-transistor logic (TTL) integrated circuits. For testing purposes, a maximum operating frequency 5MHz was chosen, which sets equation (1) Practical results are shown in Fig.14, which contrasts the test pattern data and encoded output. The data pattern was tested and it was found that the encoder was able to encode the data correctly, the clock was varied between 1kHz and 5MHz without affecting the encoded data, which are close to simulation results using Matlab shown in Fig.12 ,while the clock for reference [1] was varied between 3 16 Hz and 95.21 kHz without affecting the encoded data.
A test has been made on the IDMC implemented circuit at 5M bps as shown in Fig.15 . 6-Illustrate the effect of high pass filtering: Fig.16(a) show a first order HPF using PSPICE(2006) simulation program, the effective of HPF on random data was shown in Fig.16(b) , the lower trace show a (1V) voltage drop for (Vo) after the long run (8 bit) .The data pattern of Fig.14 (upper trace) is applied to a first order high pass filter of (R=8KΩ, C=1µF) to illustrate the advantages of encoding process, the time constant for the HPF is: τ = R.C =8 msec
The practical results of the effective of HPF on random data (1V voltage drop at V o due to long run) shown in Fig.17 .a is close to simulation result in Fig.16 .
We saw that the signal in Fig.17 .b have dc balance (number of "1s"equal to the number of "0s") and high transition density that made easy to extract the clock signal from the data stream. 
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7-Clock recovery implementation and testing:
The practical circuit of clock recovery utilities few digital components, OR, AND, NOT, and a mono-stable circuit .The theoretical timing diagram of this circuit is shown in Fig.18  Fig.19 represents the practical circuit description of clock recovery for IDMC using a monostable circuit (U4) as local clock regenerating (last stage). U1 and U2 represents rising and falling edge detector circuits respectively. . 
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The timing diagram of the practical circuit is shown in Fig. 20 . The mono-stable (U4) in Fig.19 (last stage) is replaced by a phase locked loop (PLL) circuit (NE565) as a local clock regenerator. The PLL clock decoder has the advantage of being able to track slow changes in the received clock rate. Fig.21 show the practical result of clock recovery circuit using PLL instead of mono-stable 74121. A test have been on the clock recovery circuit with PLL by changing the bit rat the PLL make a lock on the incoming signal frequency from 15.15KHz to 21.74KHz as shown in Fig.21 (a) 
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8-Conclusions:
An encoder circuit for Inverse Differential Manchester Code and a clock recovery circuit have been implemented. The hardware implementation utilizes one-shots for edge detector, OR gate, AND gate, and JK flip-flop. Once the encoder is set to operate at the highest possible frequency, the encoder can be operated at any other lower data rate.
The circuit was implemented in the laboratory using TTL technology, a test is made to the encoding circuit at 5Mb/s and it was found that the encoder was able to encode data correctly as same as matlab simulation results. A practical and simulation illustration of effectiveness of high pass filtering shows the advantages of encoding process. For accurate operation of edge detection circuit an external resistance and capacitance for (74121) are used as mentioned in its data sheet. The practical test of decoding process at (21.74KHz) using PLL show the concept of clock extraction from the encoded data.
